Regviz

NXP Semiconductors /MIMXRT1021 /SEMC /SDRAMCR2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SDRAMCR2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/MIMXRT1021/SEMC/SDRAMCR2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0SRRC0REF2REF0ACT2ACT0 (ITO_0)ITO

ITO=ITO_0

Description

SDRAM control register 2

Fields

SRRC

Self Refresh Recovery time
REF2REF

Refresh to Refresh wait time
ACT2ACT

ACT to ACT wait time
ITO

SDRAM Idle timeout

0 (ITO_0): IDLE timeout period is 256*Prescale period.

1 (ITO_1): IDLE timeout period is ITO*Prescale period.

2 (ITO_2): IDLE timeout period is ITO*Prescale period.

3 (ITO_3): IDLE timeout period is ITO*Prescale period.

4 (ITO_4): IDLE timeout period is ITO*Prescale period.

5 (ITO_5): IDLE timeout period is ITO*Prescale period.

6 (ITO_6): IDLE timeout period is ITO*Prescale period.

7 (ITO_7): IDLE timeout period is ITO*Prescale period.

8 (ITO_8): IDLE timeout period is ITO*Prescale period.

9 (ITO_9): IDLE timeout period is ITO*Prescale period.

Links

()

Register License

Copyright 2016-2020 NXP All rights reserved.

SPDX-License-Identifier: BSD-3-Clause

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data